

BasicRX

Contents

- 1 Device Overview
- 2 Key Features
- 3 RF Specifications
- 4 Physical Specifications
- 5 Environmental Specifications
- 6 Schematics
 - ◆ 6.1 Basic RX
 - ◆ 6.2 Basic TX
- 7 Datasheets
- 8 Mechanical Info (size, weight, drawings)
- 9 Interfaces and Connectivity
- 10 Performance Data (DB only)
- 11 Downloads

The BasicRx/BasicTx daughterboards are low-cost daughterboards that provides direct access to the ADC inputs. The boards can accept real-mode signals from 1 to 250 MHz. The BasicRx/BasicTx is ideal for applications using an external front end providing relatively clean signals within operable bandwidth. Wideband transformers couple each RF input to a single channel of the USRP device's ADC. The signals sampled by the ADC are manipulated in the FPGA, and can be processed as two real-mode signals, or a single I-Q pair.

- 1-250 MHz coverage
- Real or Complex sampling

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?

Basic RX Schematics

Basic TX Schematics

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum

FPGA Resources

UHD Stable Binaries

UHD Source Code on Github