Difference between revisions of "X300/X310"

From Ettus KB QA
Jump to: navigation, search
(→‎Key Features)
 
(34 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
== Device Overview ==
 
== Device Overview ==
−
he Ettus Research USRP X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 120 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.  
+
The Ettus Research USRP X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 120 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.
−
 
+
  
 
== Key Features==
 
== Key Features==
 
===X300===
 
===X300===
−
<ul>
+
* Xilinx Kintex-7 XC7K325T FPGA
−
<li>Xilinx Kintex-7 XC7K325T FPGA</li>
+
* 14 bit 200 MS/s ADC
−
<li>14 bit 200 MS/s ADC</li>
+
* 16 bit 800 MS/s DAC
−
<li>16 bit 800 MS/s DAC</li>
+
* Frequency range: DC - 6 GHz with suitable daughterboard
−
<li>Frequency range: DC - 6 GHz with suitable daughterboard</li>
+
* Up 120MHz bandwidth per channel
−
<li>Up 120MHz bandwidth per channel</li>
+
* Two wide-bandwidth RF daughterboard slots
−
<li>Two wide-bandwidth RF daughterboard slots</li>
+
* Optional GPSDO
−
<li>Optional GPSDO</li>
+
* Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)
−
<li>Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G</li>
+
−
</ul>
+
  
 
===X310===
 
===X310===
−
<ul>
+
* Xilinx Kintex-7 XC7K410T FPGA
−
<li>Xilinx Kintex-7 XC7K410T FPGA</li>
+
* 14 bit 200 MS/s ADC
−
<li>14 bit 200 MS/s ADC</li>
+
* 16 bit 800 MS/s DAC
−
<li>16 bit 800 MS/s DAC</li>
+
* Frequency range: DC - 6 GHz with suitable daughterboard
−
<li>Frequency range: DC - 6 GHz with suitable daughterboard</li>
+
* Up 120MHz bandwidth per channel
−
<li>Up 120MHz bandwidth per channel</li>
+
* Two wide-bandwidth RF daughterboard slots
−
<li>Two wide-bandwidth RF daughterboard slots</li>
+
* Optional GPSDO
−
<li>Optional GPSDO</li>
+
* Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)
−
<li>Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G</li>
+
−
</ul>
+
  
−
 
+
==Compatible Daughterboards==
−
 
+
* WBX-120 / WBX-40
−
== Block Diagram==
+
* SBX-120 / SBX-40
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum
+
* CBX-120 / CBX-40
 +
* UBX-160 / UBX-40
 +
* BasicTX / BasicRX
 +
* LFRX / LFTX
  
 
==RF Specifications==
 
==RF Specifications==
Line 41: Line 39:
 
* IIP3 (@ typ NF) 0dBm
 
* IIP3 (@ typ NF) 0dBm
 
* Typical Noise Figure 8dB
 
* Typical Noise Figure 8dB
−
 
−
 
−
==Digital Specifications==
 
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?
 
  
 
==Physical Specifications==
 
==Physical Specifications==
−
Lorem ipsum dolor
 
  
 +
===Dimensions===
 +
27.7 x 21.8 x 3.9 cm
  
 
==Environmental Specifications==
 
==Environmental Specifications==
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?
+
===Operating Temperature Range===
 +
* X300/X310 0-40 °C
  
 
==Schematics==
 
==Schematics==
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum? Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?
+
===X300/X310===
−
 
+
[http://files.ettus.com/schematics/x300/x3xx.pdf X300/X310 Schematics]
−
==Key Components==
+
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum?
+
  
 
==Datasheets==
 
==Datasheets==
 
* XC7K325T
 
* XC7K325T
 
* XC7K410T
 
* XC7K410T
 +
* FPGA - [http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf XC7K410T-2FFG900]
 +
* FPGA - [http://www.xilinx.com/support/documentation/data_sheets/ds182_Kintex_7_Data_Sheet.pdf XC7K410T-2FFG900]
  
−
==Mechanical Info (size, weight, drawings)==
+
* 12-Bit ADC - [http://www.analog.com/media/en/technical-documentation/data-sheets/AD7912_7922.pdf AD7922ARMZ]
−
===Dimensions===
+
 
−
27.7 x 21.8 x 3.9 cm
+
* 12-Bit DAC - [http://www.analog.com/media/en/technical-documentation/data-sheets/AD5623R_43R_63R.pdf AD5623RBRMZ-3]
 +
 
 +
* Dual Channel, 16-Bit, 1230 MSPS DAC - [http://www.analog.com/media/en/technical-documentation/data-sheets/AD9146.PDF AD9146]
 +
* Dual Channel, 14-Bit 210 MSPS ADC - [http://www.ti.com/lit/ds/slas635b/slas635b.pdf ADS62P48]
 +
 
 +
* High Speed Differential Receiver - [https://www.fairchildsemi.com/datasheets/FI/FIN1002.pdf FIN1002]
 +
 
 +
* EEPROM - [http://ww1.microchip.com/downloads/en/DeviceDoc/20001203U.pdf 24LC256T]
 +
 
 +
* Jitter Cleaner With Dual Loop PLLs - [http://www.ti.com/lit/ds/symlink/lmk04816.pdf LMK04816BISQ/NOPB_1/3]
 +
 
 +
* MULTIPLEXER - [http://www.micrel.com/_PDF/HBW/sy89547l.pdf SY89547LMGTR]
 +
 
 +
* Single Schmitt-Trigger Buffer Gate - [http://www.ti.com/lit/ds/symlink/sn74aup1t17.pdf SN74AUP1T17]
 +
 
 +
* SHIELD-748871-01
 +
 
 +
* NUP4302
 +
 
 +
* Synchronous Step Down SWIFT™ Converter - [http://www.ti.com/lit/ds/symlink/tps54620.pdf TPS54620RGYT]
 +
 
 +
* Regulator - [http://cds.linear.com/docs/en/datasheet/1764fb.pdf LT1764EQ-3.3]
 +
 
 +
* Voltage Regulator - [http://www.ti.com/lit/ds/symlink/tps7a47.pdf TPS7A47]
 +
 
 +
* Monolithic Synchronous Step-Down Regulator - [http://cds.linear.com/docs/en/datasheet/3603fc.pdf LTC3603EUF_TRPBF]
 +
 
 +
* LOW-DROPOUT VOLTAGE REGULATORS - [http://www.ti.com/lit/ds/symlink/tps77625.pdf TPS77625_SM]
 +
 
 +
* TPS511116
 +
 
 +
* LOW-DROPOUT LINEAR REGULATORS - [http://www.ti.com/lit/ds/symlink/tps79318-ep.pdf TPS79318_SM]
 +
 
 +
* HDR2X7-761985-01
 +
 
 +
* FT223HQ
 +
 
 +
==Mechanical Info==
 
===Weight===
 
===Weight===
−
With 2x SBX-120: 1.7kg  
+
With 2x SBX-120: 1.7kg
  
−
==FPGA (MB only)==
+
===Drawings===
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum
+
 
 +
==FPGA==
 +
{| class="wikitable"
 +
|rowspan="2"| Resource Type
 +
!colspan="3"| X300 - XC7K325T
 +
!colspan="3"| X310 - XC7K410T
 +
|-
 +
|Count
 +
|Total
 +
|Available
 +
|Count
 +
|Total
 +
|Available
 +
|-
 +
| DSP48 Blocks
 +
| 753
 +
| 840
 +
| 90%
 +
| 1453
 +
| 1540
 +
| 94%
 +
|-
 +
|Block Rams (18 kB)
 +
|5
 +
| 445
 +
| 1%
 +
| 356
 +
| 795
 +
| 45%
 +
|-
 +
|Logic Cells
 +
| 125536
 +
| 203800
 +
| 62%
 +
| 182024
 +
| 254200
 +
| 72%
 +
|-
 +
|Slices LUTS
 +
| 27413
 +
| 50950
 +
| 54%
 +
| 38801
 +
| 63550
 +
| 61%
 +
|}
 +
 
 +
* Updated February 18, 2014 for UHD 3.8.5
  
 
==Interfaces and Connectivity==
 
==Interfaces and Connectivity==
−
*Dual 10 Gigabit Ethernet - 200 MS/s Full Duplex
+
Follow the links below for additional information on configuring each interface for the USRP X300 or X310 SDRs.
−
*PCIe Express (Desktop) - 200 MS/s Full Duplex
+
−
*ExpressCard (Laptop) - 50 MS/s Full Duplex
+
−
*Dual 1 Gigabit Ethernet - 25 MS/s Full Duplex
+
  
−
==Environmental==
+
*[http://files.ettus.com/manual/page_usrp_x3x0.html#x3x0_hw_10gige Dual 10 Gigabit Ethernet] - 200 MS/s Full Duplex @ 16-bit
−
Lorem ipsum dolor sit amet, consectetur adipisicing elit. Quod voluptates molestias excepturi nisi ea minus hic iste velit optio doloremque similique ab nulla, beatae obcaecati! Nobis, at dolorum id nostrum
+
*[http://files.ettus.com/manual/page_usrp_x3x0.html#x3x0_hw_pcie PCIe Express (Desktop)] - 200 MS/s Full Duplex @ 16-bit
 +
*[http://files.ettus.com/manual/page_usrp_x3x0.html#x3x0_hw_pcie_laptop ExpressCard (Laptop)] - 50 MS/s Full Duplex @ 16-bit
 +
*[http://files.ettus.com/manual/page_usrp_x3x0.html#x3x0_hw_1gige Dual 1 Gigabit Ethernet] - 25 MS/s Full Duplex @ 16-bit
  
 
==Downloads==
 
==Downloads==
Line 87: Line 166:
  
 
[https://github.com/EttusResearch/uhd UHD Source Code on Github]
 
[https://github.com/EttusResearch/uhd UHD Source Code on Github]
 +
 +
==Application Notes==
 +
* [[USRP X300 and X310 Configuration Guide]]
 +
* [[Guide for the USRP X300/X310 GPIO Expansion Kit]]
 +
* [[Guidance on SFP+ Adapters for Fiber Connectivity on USRP X300/X310]]
 +
* [[USRP X Series Quick Start (Daughterboard Installation)]]
 +
 +
==FAQ==
 +
https://www.ettus.com/kb/detail/usrp-x300x310-faq
 +
 +
USRP™ X300 and USRP™ X310 SDRs Frequently Asked Questions
 +
 +
* '''What is the bandwidth of the USRP X300/X310'''
 +
 +
The ADC rate on each analog RX channel is 200 MS/s quadrature, which provides a theoretical analog bandwidth of approximately 80% of the Nyquist bandwidth of +/- 100 MHz (+/- 80 MHz around the center frequency).  The resulting maximum theoretical analog bandwidth is 160 MHz.  The actual analog bandwidth may be reduced due the RF daughterboard selected.
 +
 +
RF Daughterboard Bandwidths: See the daughterboard specifications [link]
 +
 +
FPGA Processing Bandwidth: Up to 200 MS/s quadrature.
 +
 +
Host Bandwidth:  Up to 200 MS/s quadrature, dependent on selected interface
 +
 +
For more information about achieving the maximum bandwidth with a USRP X300/X310, please see the "USRP X300/X310 Configuration Guide" or the "USRP System Bandwidth" application note.
 +
 +
* '''How can I program the USRP X300/X310'''
 +
 +
Like all other USRP models, the USRP X300 and X310 are compatible with the USRP Hardware Driver™ (UHD) architecture.  The UHD architecture is a common driver that allows users to develop and execute applications on a host-PC.  UHD provides a direct C++ API to control and stream to/from the USRP  X300/X310.  It also provides compatibility with a variety of third-party software frameworks including GNU Radio, Labview, and Matlab.  You may also customize the FPGA image provided with UHD to integrate your own signal processing. For more information about UHD, and supported software frameworks, please see:
 +
 +
http://files.ettus.com/manual/
 +
 +
* '''How do I update the FPGA images and firmware with the latest from UHD'''
 +
 +
You can find more information about updating the FPGA image through PCIe, 1/10 GigE, and JTAG here.
 +
 +
* '''How can I modify the FPGA of the USRP X300/X310'''
 +
 +
The source code (Verilog) for the USRP X300/X310 is available in the UHD repository.  The USRP X300/X310 requires ISE 14.4 or newer.  The build process leverages the existing CMAKE build system used to compile the host-side driver.  A Linux-based setup will provide the best results.
 +
 +
* '''How much free space is available in the USRP X300/X310 FPGA'''
 +
 +
Please see the USRP X300/X310 FPGA resources page for more information.
 +
 +
* '''What type of PC setup is recommended for use with the USRP X300/X310'''
 +
 +
The type of PC required depends heavily on the complexity and bandwidth of the application.  To demonstrate the USRP X300/X310, we typically use a desktop computer with a quadcore i7, 8+ GB of DDR3, and install the PCIe interface card that is also provide with the 10 GigE, PCIe, and ExpressCard interface kits.
 +
 +
* '''What frequency range does the USRP X300/X310 cover'''
 +
 +
The frequency range depends on the daughterboard select by the users.  For more information, please see the USRP X300/X310 Configuration Guide.
 +
 +
* '''What components do I need to purchase for a complete USRP X300/X310 system'''
 +
 +
For a more comprehensive guide, please see the USRP X300/X310 Configuration Guide.
 +
 +
* '''What is the difference between the USRP X300/X310'''
 +
 +
The USRP X310 includes a larger Kintex-7 series FPGA (XC7K410T) with additional development resources for more complex designs.  The USRP X300 includes the smaller XC7K325T FPGA.
  
  
 
[[Category:Product Resource Pages]]
 
[[Category:Product Resource Pages]]

Latest revision as of 19:28, 18 April 2016

Device Overview

The Ettus Research USRP X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 120 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.

Key Features

X300

  • Xilinx Kintex-7 XC7K325T FPGA
  • 14 bit 200 MS/s ADC
  • 16 bit 800 MS/s DAC
  • Frequency range: DC - 6 GHz with suitable daughterboard
  • Up 120MHz bandwidth per channel
  • Two wide-bandwidth RF daughterboard slots
  • Optional GPSDO
  • Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)

X310

  • Xilinx Kintex-7 XC7K410T FPGA
  • 14 bit 200 MS/s ADC
  • 16 bit 800 MS/s DAC
  • Frequency range: DC - 6 GHz with suitable daughterboard
  • Up 120MHz bandwidth per channel
  • Two wide-bandwidth RF daughterboard slots
  • Optional GPSDO
  • Multiple high-speed interfaces (Dual 10G, PCIe Express, ExpressCard, Dual 1G)

Compatible Daughterboards

  • WBX-120 / WBX-40
  • SBX-120 / SBX-40
  • CBX-120 / CBX-40
  • UBX-160 / UBX-40
  • BasicTX / BasicRX
  • LFRX / LFTX

RF Specifications

RF Performance (with SBX-120)

  • SSB/LO Suppression -35/50 dBc
  • Phase Noise 3.5 GHz 1.0 deg RMS
  • Phase Noise 6 GHz 1.5 deg RMS
  • Power Output >10dBm
  • IIP3 (@ typ NF) 0dBm
  • Typical Noise Figure 8dB

Physical Specifications

Dimensions

27.7 x 21.8 x 3.9 cm

Environmental Specifications

Operating Temperature Range

  • X300/X310 0-40 °C

Schematics

X300/X310

X300/X310 Schematics

Datasheets

  • Dual Channel, 16-Bit, 1230 MSPS DAC - AD9146
  • Dual Channel, 14-Bit 210 MSPS ADC - ADS62P48
  • High Speed Differential Receiver - FIN1002
  • SHIELD-748871-01
  • NUP4302
  • TPS511116
  • HDR2X7-761985-01
  • FT223HQ

Mechanical Info

Weight

With 2x SBX-120: 1.7kg

Drawings

FPGA

Resource Type X300 - XC7K325T X310 - XC7K410T
Count Total Available Count Total Available
DSP48 Blocks 753 840 90% 1453 1540 94%
Block Rams (18 kB) 5 445 1% 356 795 45%
Logic Cells 125536 203800 62% 182024 254200 72%
Slices LUTS 27413 50950 54% 38801 63550 61%
  • Updated February 18, 2014 for UHD 3.8.5

Interfaces and Connectivity

Follow the links below for additional information on configuring each interface for the USRP X300 or X310 SDRs.

Downloads

FPGA Resources

UHD Stable Binaries

UHD Source Code on Github

Application Notes

FAQ

https://www.ettus.com/kb/detail/usrp-x300x310-faq

USRP™ X300 and USRP™ X310 SDRs Frequently Asked Questions

  • What is the bandwidth of the USRP X300/X310

The ADC rate on each analog RX channel is 200 MS/s quadrature, which provides a theoretical analog bandwidth of approximately 80% of the Nyquist bandwidth of +/- 100 MHz (+/- 80 MHz around the center frequency). The resulting maximum theoretical analog bandwidth is 160 MHz. The actual analog bandwidth may be reduced due the RF daughterboard selected.

RF Daughterboard Bandwidths: See the daughterboard specifications [link]

FPGA Processing Bandwidth: Up to 200 MS/s quadrature.

Host Bandwidth: Up to 200 MS/s quadrature, dependent on selected interface

For more information about achieving the maximum bandwidth with a USRP X300/X310, please see the "USRP X300/X310 Configuration Guide" or the "USRP System Bandwidth" application note.

  • How can I program the USRP X300/X310

Like all other USRP models, the USRP X300 and X310 are compatible with the USRP Hardware Driver™ (UHD) architecture. The UHD architecture is a common driver that allows users to develop and execute applications on a host-PC. UHD provides a direct C++ API to control and stream to/from the USRP X300/X310. It also provides compatibility with a variety of third-party software frameworks including GNU Radio, Labview, and Matlab. You may also customize the FPGA image provided with UHD to integrate your own signal processing. For more information about UHD, and supported software frameworks, please see:

http://files.ettus.com/manual/

  • How do I update the FPGA images and firmware with the latest from UHD

You can find more information about updating the FPGA image through PCIe, 1/10 GigE, and JTAG here.

  • How can I modify the FPGA of the USRP X300/X310

The source code (Verilog) for the USRP X300/X310 is available in the UHD repository. The USRP X300/X310 requires ISE 14.4 or newer. The build process leverages the existing CMAKE build system used to compile the host-side driver. A Linux-based setup will provide the best results.

  • How much free space is available in the USRP X300/X310 FPGA

Please see the USRP X300/X310 FPGA resources page for more information.

  • What type of PC setup is recommended for use with the USRP X300/X310

The type of PC required depends heavily on the complexity and bandwidth of the application. To demonstrate the USRP X300/X310, we typically use a desktop computer with a quadcore i7, 8+ GB of DDR3, and install the PCIe interface card that is also provide with the 10 GigE, PCIe, and ExpressCard interface kits.

  • What frequency range does the USRP X300/X310 cover

The frequency range depends on the daughterboard select by the users. For more information, please see the USRP X300/X310 Configuration Guide.

  • What components do I need to purchase for a complete USRP X300/X310 system

For a more comprehensive guide, please see the USRP X300/X310 Configuration Guide.

  • What is the difference between the USRP X300/X310

The USRP X310 includes a larger Kintex-7 series FPGA (XC7K410T) with additional development resources for more complex designs. The USRP X300 includes the smaller XC7K325T FPGA.

Retrieved from "http://kbqa.ettus.com/index.php?title=X300/X310&oldid=1103"